Performance Evaluation of In 0.53 Ga 0.47 As Esaki Tunnel Diodes on Silicon and InP Substrates photovoltaics [7] [8] [9] , and were typically grown by molecular beam epitaxy (MBE) on lattice-matched InP substrates. However, the aforementioned devices targeted high-peakcurrent density (J P ) and only presented peak values from representative devices, which may not represent the range of device output across a sample. Concurrent to the investigation of low-power devices, III-V on Si platforms are widely reported for In 0.53 Ga 0. 47 As on Si transistors as demonstrated in [10] and [11] . While there are reports of In 0.53 Ga 0.47 As and other material systems grown on a GaAs substrate, to the best of our knowledge, very few reports exist on the integration of In 0.53 Ga 0.47 As tunnel diodes on a Si substrate. Low In% content InGaAs Esaki tunnel diodes have been integrated on virtual Ge aspect ratio trapping substrates [12] , but other reports of III-V on Si Esaki diodes are quite rare [8] , [9] , [13] . This paper provides an extensive set of data directly comparing an In 0.53 Ga 0.47 As control with the one heterointegrated on a Si substrate.
Prior studies have pushed to maximize J P [1] [2] [3] [4] [5] , [9] , [14] , which is relatively robust with regard to the defect-assisted current mechanisms. However, valley current density ( J V ) is sensitive to defect density [15] , and can vary widely between devices. Therefore, to compare the performance across different substrates, the peak-to-valley current ratio (PVCR) is a more appropriate metric, as it captures both the characteristics. Per Fig. 1(a) , the maximum PVCR correlates with a midrange J P between 10 and 90 kA/cm 2 , and device doping levels in this paper were targeted accordingly. Thus, utilizing changes in J V due to heterointegration on Si, this paper measures the relative performance of In 0.53 Ga 0.47 As on Si to a control sample on InP and shows that, below 8.7 × 10 −10 cm 2 , the PVCR for both systems can be considered equivalent.
II. EXPERIMENTAL PROCEDURE
Tunnel diodes for this experiment were designed to maximize PVCR to highlight differences due to epitaxy on different substrates. From the literature values, In 0.53 Ga 0.47 As appears to show maximum PVCR when J P is between 3.5 and 62 kA/cm 2 per Fig. 1(a) [1] , [3] , [5] , [14] . Doping levels for this paper were selected by combining the suspected peak PVCR region with prior experimental and modeling work mapping J P versus, N * , for In 0.53 Ga 0.47 As [1] , [16] . An effective doping, N * , value near 1.5 × 10 19 cm −3 (≈ 3 × 10 19 cm −3 of both n and p dopants) was selected, 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. which would target a J P of 30 kA/cm 2 , where N * is defined by
In this regime, PVCR is generally high, and the impact of growth defects between the two samples should be pronounced. In addition, Be and Si dopants should be fully activated at this concentration [17] . J P may see a slight increase due to excess current, but the sample is not expected to respond strongly to an increased defect density. However, J V and PVCR are expected to show a strong response with defect density, as this region is dominated by excess current. High defect densities create additional current paths, which will cause increased J V with respect to a sample with lower defect density [2] [3] [4] [5] , [14] , [15] .
The samples in this paper were grown by MBE atop either p+ (001) InP or 4°miscut (001) Si substrates. Fig. 1(b) and (c) shows the schematic of the device layers, which consists of 300 nm of p+ In 0.53 Ga 0.47 As:Be (2.4 × 10 19 cm −3 ), a 3-nm-thick unintentionally doped region In 0.53 Ga 0.47 As layer, and a 60-nm n+ In 0.53 Ga 0.47 As:Si (2.4 × 10 19 cm −3 ). The growths on Si substrates include buffer layers that consist of GaAs, graded InAlAs, and In 0.52 Al 0.48 As to achieve the lattice constant of InP. All growths were carried out in a DCA instruments solid source MBE system using elemental Ga and In in standard effusion cells and As valved cracker sources set to produce dimeric species. Si and Be were used as n-and p-type dopants, respectively, which were calibrated using electrochemical C-V and Hall measurements and show an Arrhenius dependence on cell temperature. Epiready substrates were mounted in In-free holders, and introduced into the growth chamber after an initial outgas in the load lock at 150°C. Growth rates and alloy compositions were calibrated using the Reflection high-energy electron diffraction oscillation technique and measured using X-ray diffraction. The substrate temperature used for In 0.53 Ga 0.47 As active region growth on InP was 490°C, as determined using an optical pyrometer. For growth on the Si substrate, a metamorphic buffer [11] is used to reduce the defect density in the top In 0.53 Ga 0.47 As active layers. This is achieved by using various layers to grade the lattice constant along the growth direction, allowing lattice matched growth of the top active layers. The metamorphic buffer also helps to relieve the lattice mismatch generated strain through defect formation and defect filtering [18] , [19] .
High-resolution X-ray diffraction (HRXRD) measurements were performed on a Bruker 8 system to confirm the film stack and to qualitatively measure the differences in film quality. A relation exists between full-width at half-maximum and threading dislocation defect density (TDD) for GaAs and GaAs on Si films [20] . In principle, a similar relationship should apply for an In 0.53 Ga 0.47 As on InP (control) and In 0.53 Ga 0.47 As on Si, and would appear as differing peak widths. In addition to XRD, atomic force microscopy (AFM) was utilized to measure the surfaces of InP-TD1 and Si-TD2, as surface roughness can have a large impact on electrical characteristics.
Accurate J P determination requires known doping levels within the device. Secondary ion mass spectroscopy (SIMS) was performed to determine n-and p-doping densities within the sample. Carrier levels measured by SIMS in this paper should be sufficiently below the solubility limits, and are assumed fully active. In addition, the two samples were fabricated concurrently to ensure the greatest precision between the measurements.
Device fabrication generally follows the approach used in [1] , [15] , [21] , and [22] . First, the sample surfaces are cleaned [23] , and e-beam lithography in a Nabity driven LEO EVO 50 SEM define the mesa and ground contacts. SF 6 -based reactive ion etching removes the exposed Mo and leaves devices ranging from 100 nm to 20 μm squares. A brief O 2 surface clean is used to remove residual photoresist. A 20:1 citric acid: hydrogen peroxide solution etches the sample for 75 s to form Esaki diode mesas. Following mesa etch, contact area and undercut are measured by SEM for each size on several dice to give mean device area per Fig. 2(a) and (b) . Variability for J P and J V values originates from the differences in device area from the mean. Bis-benzocyclobutane is used as an interlayer dielectric (ILD) and a planarization layer, as detailed in [21] . Level 2 contacts are then defined by e-beam lithography and a liftoff process, producing devices depicted in Fig. 2(c) , so that devices as small as 100 nm can be manually probed.
Current-voltage characteristics (I -V ) are obtained using a Keithley 4200 Semiconductor Parameter Analyzer. As in [1] , [21] , a large-area Esaki diode (>1000× the measured junction area) is used as a virtual ground. The ground plane was designed to fully surround the devices to minimize any effect from current crowding; this is critical to measuring high-current tunnel junctions, as it minimizes unwanted resistive-based latching that obscures the negative differential resistance (NDR). To ensure an accurate statistical set, data were collected from over 1000 devices on InP-TD1 and Si-TD2. PVCR, J P , and J V were extracted and corrected based on the aforementioned area analysis. Statistical values were then extracted from the sample set to determine the J P value for the device.
III. RESULTS
Device yield for both the control and the III-V on Si sample was high, without any notable differences between samples. Device sizes varied from mask definition across dice and between dice by more than 5%, which will likely increase the variability of the J V and J P extracted values. Most of the data presented represent mask-defined areas ranging from 0.25 to 400 μm 2 . Electrical measurements determined that the InP-TD1 exhibited higher J P and PVCR characteristics than Si-TD2, a finding similar to that in [9] .
A. Materials Analysis
AFM measurements revealed a substantially rougher surface for Si-TD2 relative to InP-TD1. InP-TD1, shown in Fig. 3(a) , has a root mean square (rms) of 0.24 nm. Measurements on Si-TD2 revealed wide surface variation. The rms values ranging from 8.2 to 14.5 nm, per Fig. 3(b) , corresponded to the observed haziness of the sampled regions. The rms roughness values have been shown to correlate well with TDD [24] , [25] , which will cause increased J V [15] for SI-TD2. In addition, surface roughness affects sample processing, e.g., irregular mesa etch patterns and metal flakes that can short to the side of the mesa. These manifest electrically as lower PVCR (short related) and J P (area-related) measurements. As such, we expect Si-TD2 to exhibit greater variability from device to device.
SIMS analysis revealed that the total doping between samples was roughly equivalent, but would seem to reveal some differences in the doping profile. Fig. 4 shows that doping levels were nearly equivalent for both the devices on either side of the junction. Si-TD2 appeared to have a broad junction profile; however, due to the surface roughness, we believe that knock on effects and the measurement angle caused the relaxed dopant concentration profiles. However, if the junction profile is truly more broad for Si-TD2, we would expect a reduced J P value due to the lower electric field between the n-and p-regions. Peak dopant values indicated the concentrations of 2.5 × 10 19 cm −3 Be and 3 × 10 19 cm −3 Si for InP-TD1, and 2.4 × 10 19 cm −3 Be and 3 × 10 19 cm −3 Si for Si-TD2. The measured doping levels are within 5% of those derived from the Arrhenius plot at the specified cell temperatures. This shows that both Si and Be are nearly 100% activated at a 490°C substrate temperature, and is consistent with other reports. N * was calculated to be 1.36 × 10 19 cm −3 and 1.30 × 10 19 cm −3 for InP-TD1 and Si-TD2, respectively. As such, Si-TD2 was expected to exhibit similar, but lower, J P to InP-TD1.
HRXRD scans in Fig. 5 exhibit excellent crystallinity for InP-TD1, and the possibility of some relaxation in Si-TD2 per the broader In 0.53 Ga 0.47 As peak. Total TDD was reported to be ≈7.6 × 10 9 cm −2 for Si-TD2 [15] , corresponding to higher defect assisted tunneling. Relaxation in the In 0.53 Ga 0.47 As for Si-TD2 increases J V due to higher defect-assisted tunneling contributing to the total excess current. Mean PVCR values for Si-TD2 should approach that of InP-TD1 as device area is reduced and fewer defects contribute to the total excess current.
B. Electrical Results
Over 1000 diodes have been measured per sample to build a good statistical data set for extracting J P and J V . Figs. 6 and 7 present select I -V characteristics for both the samples ranging from 0.25 to 100 μm 2 areas as mask defined. NDR was clearly present at room temperature, and the oscillations seen in the curves are a common artifact of the measuring equipment commonly seen in [1] , [5] , [12] , and [22] . The extent to which the samples have been tested can be seen in Figs. 8 and 9 , from which a few trends can be observed. First, the devices tested on InP-TD1 exhibit less variation than those on Si-TD2, which indicates that fewer defects are present. Second, electrical data for both samples show excellent scaling with area. Any surface or other leakage paths do not appear to affect J V as devices are scaled down, as neither system appears to show a change in slope with smaller device areas. Third, InP-TD1 generally exhibits a higher PVCR value than Si-TD2, as shown in Fig. 10 . InP-TD1 typically has a higher PVCR value ∼10.6, whereas Si-TD2 is generally somewhere near 8.6 for PVCR, a result similar to those in [9] and consistent with the modeling work in [15] . Interestingly, devices with mesa areas below 3 × 10 −9 cm 2 begin to show an increased overlap of the PVCR range. This may be due to devices approaching a critical size under which defects play a diminished role in J V .
We surmise that the origins of the differences in J P between the samples may be related to a few possibilities. First, the junction profile for Si-TD2 may be broader than InP-TD1, but Devices are sorted by area, and display the mean, range, and population. Using the nearest neighbor area to compare between InP-TD1 and Si-TD2, it can be seen that sample variation overlaps and that the means begin to converge. Below 8.7 × 10 −10 cm 2 , t-tests confirm that there is at most 1% error in assuming equivalent PVCR.
the SIMS data are inconclusive due to the surface topology. However, a shallower dopant profile effectively increases the tunnel barrier thereby reducing current density for, otherwise, equivalent diodes. Second, a combination of surface topology and the amphoteric nature of Si [26] may create an environment with lower effective n-type doping due to counterdoping. Third, due to the different thermal properties of Si and InP, it may be possible that dopants diffused or incorporated differently between the samples. In general, lower doping or broader dopant profiles would create differences in J P without adversely affecting the PVCR.
A Gaussian fit to the data was made following exhaustive electrical testing, roughly 1000 per sample, and area analysis. The extracted means for InP-TD1 and Si-TD2 PVCR are 10.6 and 8.6. Maximum PVCR of 16.4 and 12.9 for the samples are among the highest reported in the In 0.53 Ga 0.47 As system [5] , [14] . InP-TD1 and Si-TD2 were determined to exhibit the J P values of 27.2 and 12.2 kA/cm 2 , respectively. The extracted J V values were found to be 2.6 and 1.5 kA/cm 2 , for InP-TD1 and Si-TD2, respectively. As expected, Si-TD2 (the III-V on Si), exhibited greater variability between the devices. However, it is important to note that InP-TD1 and Si-TD2 PVCR means and range show significant overlap at reduced areas per Fig. 10 . Following procedures for performing a t-test [27] , devices below 8.7 × 10 −10 cm 2 exhibit the same PVCR value with a 1% risk of being different. Results from both devices are summarized in Table I . Due to the interest in integrating nonnative crystals on Si, this is an important data point proving that certain applications may see acceptable performance despite the defect density.
IV. CONCLUSION
This paper demonstrates that the In 0.53 Ga 0.47 As Esaki diodes can be integrated directly onto a Si platform, with performance very near a control sample. We speculate that further enhancements to performance can be made through growth control and buffer design, such that future devices could exhibit minimal degradation. Further, we speculate that other large lattice mismatched systems, such as In 0.53 Ga 0.47 As/GaAs 0.50 Sb 0.50 [22] or InAs/GaSb [1] , could eventually be integrated onto a Si platform with similar performance outcomes compared with the control samples.
Well over 1000 devices were tested for both the InP-TD1 and Si-TD2 samples, creating a large data set from which values of J P , J V , and PVCR were extracted and contrasted. Si-TD2 exhibited performance within several standard deviations of the control performance. This information exhibits the excellent potential for integrating III-V tunnel junctions onto a Si platform.
